

DOCSIS 3.1 Tester System

zSeries DOCSIS 3.1 is a complete fully-integrated hardware and software test solution for Cable Modem Production testing and verification. DOCSIS 3.1 covers all current D3.0 and future D3.1 mass production tests.



Key Specifications

- 500 MHz generator bandwidth for interoperability & impairment tests
- Single 1.25 GHz wide capture bandwidth & advanced triggering for spurious emissions tests
- Expandable from single-DUT to multi- DUT
- Single-insertion US & DS
- Clock error estimation and correction
- Off-line test to reduce test time
 - 100X faster than on-line testing with CMTS in mass production

Software

- zSignal DOCSIS
- C and LabVIEW Driver API

zSignal DOCSIS

- Spectrum & ACP
- PVT
- Channel Power
- Frequency Error
- Clock Error
- MER
- MER of Minislot
- Time-capture plot
- Constellation
- Spurious Emissions

File View Operate Help							
Control Panel 🗗 🗙	0 - Raw Power vs Time	e					
Copture	4.0 -1.0 -1.0 -1.0 -1.0 -2.0 -2.0 -3.10 -3.10 -3.10 -4.10	Lintine, et al.	ini. Unite	ladir dina tak			
Generate	-46.0			mile months			
Technology DOCSISSP1 V Defaults Instrument DOCSISSP1 Center Frequency 500.000000 MHz V M III	Centor -30.0 500.0000 -50.0 -70.0 -70.0 -70.0 -70.0 -70.0 -70.0 -70.0 -10.0 -11.0 -11.0	er Span 0 MHz166.40000 N	RBW	Ang Power (Chan B Ang Power (Chan B Ang Power (Meas B IQ Offset Prequency Error Symbol Clock Error MER IQ Imbalance Gain IQ Imbalance Phase	Value W) -11.23 dBm y) -11.23 dBm 9.9e+07 dB -1.23 Hz 18.55 mppm 51.46 dB 9.9e+07 dB 9.9e+07 °		
VSG Power	-130.0						
VSA Level	2			57.9 56.5			
4.000 dBm V A Auto VSA Sweep Rate 204.800 MS/s V A W VSA Sweep Time 1.000 ms V A W	-1			55.1 53.8 51.0 9 49.6 48.2 46.8 45.4 45.4	yn, wraigero	otraditario contrates (Not	
Local Oscillator					MILLS		
Itities	Docsis Control Palette				Linstream Signal Parameters		
Reset 🔒 💕 📸	BW	96.000000 MHz	V A H	FFT Mode	2K	T	
sync	Bit Loading	7	V A H	Minislot Count	237	▼▲Ⅲ`	
Clear Messages	Cyclic Prefix	256	V A III	Minislot Symbol Cour	t 16		
	Subcarrier Offset	74	V A III	Rolloff Period	128		
	Pilot Pattern	7	V A H				
		GENERAL		-	DOCSIS3P	1	
	Docsis Control Palett	te VSA Control Pa	lette ZT8653PXI	e,24581,FF.54 VSG	Control Palette	T8751PXIe,24288,FF.61	



Modules

- z8815 DOCSIS Signal Conditioning Module = z47524 + z8811 x 2+ z8816
- z8453 IF Digitizer
- z8751 Vector Signal Generator
- z3975 Embedded Controller

Offline testing

- Multi DUT Asynchronous Parallel Testing reduces time-to-test
- Ensure maximum operator efficiency
- Application driver does not need synchronization, works with 1 to multiple DUTs

zSeries Processing- Single DUT

zSeries Processing- 4 DUT

DUT #4 DUT #3 DUT #2 DUT #1 DUT Configuration

Clock error estimation & correction

- Clock error estimation and correction feature allows you to measure the actual DUT performance.
- A symbol clock frequency error can reduce/increase OFDMA subcarrier spacing

Value		
-11.23 dBm		
-11.23 dBm		
9.9e+07 dB		
-1.23 Hz		
18.55 mppm		
51.46 dB		
9.9e+07 dB		
9.9e+07 °		

Specifications

Component/System	Specifications
z8453 IF digitizer	5-204 MHz upstream testing
z8751 VSG	47-1794 MHz downstream testing
DS: z8751 VSG+ z8811A RF Signal Conditioning	High band, 250 MHz to 6 GHz, -105 dBm to +16 dBm Low band, 5 MHz to 250 MHz, -60 dBm to +24 dBm Modulation bandwidth up to 500 MHz
US: z8453 Digitizer + z8811A RF Signal Conditioning	5 MHz to 1.25 GHz, -20 dBm to +30 dBm reference level Analysis bandwidth 1.25 GHz -165 dBm/Hz noise floor
US Loopback Residual MER	52.5 dB @ 40 dBmV, 4096 QAM



www.litepoint.com

© 2016, LitePoint and the LitePoint logo are registered trademarks of LitePoint Corporation. zSeries is a trademark of LitePoint Corporation. All other trademarks or registered trademarks are owned by their respective owners. Doc. 1075-0213-001 September 2016 Rev 1